/Student project: Event-based De-Serialzier ASIC design for implantable neural interfaces

Student project: Event-based De-Serialzier ASIC design for implantable neural interfaces

Research & development - Eindhoven | More than two weeks ago

ASIC design of an event-based De-Serializer and Manchester Decoder to be integrated into an implantable brain-computer interface system

Student project: Event-based De-Serialzier ASIC design for implantable neural interfaces

What you will do

implantable Brain-Computer Interfaces (i-BCIs) represent a cutting-edge technology for establishing direct communication between the brain and external devices. The ability to communicate our thoughts directly with a machine has the potential to revolutionize various fields, starting with healthcare and extending to many other daily activities. However, BCIs are not without challenges. Complex tasks require targeting multiple neurons, signal noise could compromise the signals of interest, long-term stability with current technology is challenging, and the ethical implications of interfacing with the human brain presents a significant obstacle to acceptance. Despite these challenges, recent advancements have shown promising results, with successful applications, such as restoring mobility in paralyzed individuals and augmenting cognitive functions.


During the recording of neural activity, due to the large volume of data and the high level of parallelism among the recording channels, there is a need for techniques to reduce and serialize the data. On the other hand, deserialization and decoding of the data are essential tasks.


The proposed master's graduation project focuses on the hardware ASIC design of a Deserializer and Manchester Decoder unit capable of handling the data transmitted by our previously designed ASIC serializer and encoding neural recording chip. The student beings the project with an initial examination of typical approaches utilized in Ser-Deser systems and Manchester decoder methodologies to understand the suitability of this solution for such a system. Following this, they will proceed to model the architecture of the Deserializer and Manchester Decoding unit suitable for a hardware implementation. Finally, the student will design the ASIC, constraining and optimizing it to be feasibly for an implantable hardware, showing up the practicality and real-world applicability.

What we do for you

As the world-best research institute, we are the center of the excellence in nano-electronics design for Internet of Things and Healthcare applications. In this internship project, you will be working on the cutting-edge research project, under the supervision of the world-renown researchers from diverse background.

Who you are

We are seeking a candidate with a strong interest in biomedical systems, with a background in electronic engineering and digital systems. The required expertise for this project includes a solid background in digital design tools (ASIC). Proficiency in mathematical tools and programming languages such as Python and MATLAB is also essential.

Interested

Does this position sound like an interesting next step in your career at imec? Don’t hesitate to submit your application by clicking on ‘APPLY NOW’.
Got some questions about the recruitment process? Martijn Kohl of the Talent Acquisition Team will be happy to assist you.

 

Who we are
Accepteer marketing-cookies om deze content te kunnen bekijken.
Cookie-instellingen
imec's cleanroom
Accepteer marketing-cookies om deze content te kunnen bekijken.
Cookie-instellingen

Explore our other vacancies

Device Engineer – Platform & Operations Efficiency Team

Join the Platform Efficiency Team at imec's R&D headquarters located in the heart of Europe and help strengthen technology and modules across imec’s many programs. The Platform Efficiency Department is part of the Platform & Operations Efficiency Team and is responsible for the i

Interconnect Modelling Researcher

As interconnect modelling researcher, you will work on the cutting edge of advanced CMOS technologies, and you will contribute to their evaluation and benchmarking, exploring novel BEOL stacks with different combinations of dimensions and materials.

Defect Improvement Engineer – Platform & Operations Efficiency Team

Join the Defect Analysis & Reduction Team (DART)at imec's R&D headquarters located in the heart of Europe and help strengthen technology and modules across imec’s many programs. The Defect Analysis & Reduction Team (DART) is part of POET and is driving defect improvements in the

Junior People data analist

As a junior people data analyst, you will join a highly motivated team providing smart solutions to streamline people & business processes.

BEOL Integration R&D Engineer – Platform & Operations Efficiency Team

Join the Platform Efficiency Team at imec's R&D headquarters located in the heart of Europe and help strengthen technology and modules across imec’s many programs. The Platform Efficiency Department is part of the Platform & Operations Efficiency Team and is responsible for the i

Project Engineer/Project Manager - Platform & Operations Efficiency Team

Join the Platform Efficiency Team at imec's R&D headquarters located in the heart of Europe and help strengthen technology and modules across imec’s many programs. The Platform Efficiency Department is part of the Platform & Operations Efficiency Team and is responsible for the i
Vacatures

Verzend deze job naar jouw e-mailadres