/Litho R&D Engineer

Litho R&D Engineer

Engineering - Leuven | Just now

As Litho R&D Engineer you will be a member of the LithoDev FBEOL Process Development team, part of the Advanced Patterning department, and be responsible for the optimization, standardization and creation of overlay metrology across multiple platforms compatible with all integration schemes.

Litho R&D Engineer

What you will do

  • Implementing and optimizing overlay control strategies and modeling to ensure the precise alignment of multiple layers and back side alignment during the lithography development process on both 193 immersion DUV and low NA & High NA EUV lithography 
  • Collaborating with researchers & process engineers to develop the High Order Correction to achieve tighter overlay control and higher process yield in cutting edge device development such as CFET. 
  • Cross-functional Collaboration: Working closely with other engineering teams, such as integration, etch, CMP to ensure the successful integration of overlay control into the overall semiconductor manufacturing process. 
  • Monitoring overlay performance on a regular basis and analyzing data to identify trends and potential issues. Analyzing process data to identify areas for improvement and implementing solutions to enhance overlay performance. Generating regular reports on overlay performance and presenting findings to management and other stakeholders. 
  • Troubleshooting and resolving any issues related to overlay measurement tools with Metro group and Tool Supplier 
  • Define the standard designs for overlay targets and the best know methods for standard overlay metrology.

What we do for you

We offer you the opportunity to join one of the world’s premier research centers in nanotechnology at its headquarters in Leuven, Belgium. With your talent, passion and expertise, you’ll become part of a team that makes the impossible possible. Together, we shape the technology that will determine the society of tomorrow.

We are committed to being an inclusive employer and proud of our open, multicultural, and informal working environment with ample possibilities to take initiative and show responsibility. We commit to supporting and guiding you in this process; not only with words but also with tangible actions. Through imec.academy, 'our corporate university', we actively invest in your development to further your technical and personal growth. 

We are aware that your valuable contribution makes imec a top player in its field. Your energy and commitment are therefore appreciated by means of a market appropriate salary with many fringe benefits. 

Who you are

  • You have a PhD in Chemistry, Physics, Chemical Engineering or Materials Science, or Master degree in similar field with at least 5 years relevant experience in semiconductor R&D environment .  
  • You have experience with semiconductor processing and working in a cleanroom. 
  • Experience with advanced lithography (193nm immersion/EUV) is a plus. 
  • You are well organized and eager to learn. 
  • You have good technical problem-solving skills and are comfortable with multitasking. 
  • You are an excellent communicator and have good reporting skills. 
  • You are fluent in English.

 

IMEC and its affiliates will not accept unsolicited resumes from any source other than directly from a candidate. IMEC will consider unsolicited referrals and/or resumes submitted by vendors such as search firms, staffing agencies, professional recruiters, fee-based referral services and recruiting agencies (hereafter “Agency”) to have been referred by the Agency free of charge. IMEC will not pay a fee to any Agency that does not have a prior written agreement with IMEC, validated by its HR department, in place regarding a specific job opening and allowing to submit resumes.

Who we are
Accepteer marketing-cookies om deze content te kunnen bekijken.
Cookie-instellingen
imec's cleanroom
Accepteer marketing-cookies om deze content te kunnen bekijken.
Cookie-instellingen

Related jobs

Device Engineer – Platform & Operations Efficiency Team

Join the Platform Efficiency Team at imec's R&D headquarters located in the heart of Europe and help strengthen technology and modules across imec’s many programs. The Platform Efficiency Department is part of the Platform & Operations Efficiency Team and is responsible for the i

Interconnect Modelling Researcher

As interconnect modelling researcher, you will work on the cutting edge of advanced CMOS technologies, and you will contribute to their evaluation and benchmarking, exploring novel BEOL stacks with different combinations of dimensions and materials.

Defect Improvement Engineer – Platform & Operations Efficiency Team

Join the Defect Analysis & Reduction Team (DART)at imec's R&D headquarters located in the heart of Europe and help strengthen technology and modules across imec’s many programs. The Defect Analysis & Reduction Team (DART) is part of POET and is driving defect improvements in the

BEOL Integration R&D Engineer – Platform & Operations Efficiency Team

Join the Platform Efficiency Team at imec's R&D headquarters located in the heart of Europe and help strengthen technology and modules across imec’s many programs. The Platform Efficiency Department is part of the Platform & Operations Efficiency Team and is responsible for the i

Project Engineer/Project Manager - Platform & Operations Efficiency Team

Join the Platform Efficiency Team at imec's R&D headquarters located in the heart of Europe and help strengthen technology and modules across imec’s many programs. The Platform Efficiency Department is part of the Platform & Operations Efficiency Team and is responsible for the i

Development Engineer Epitaxy

You will be a member of the epitaxy research group, which is responsible for the R&D of deposition processes of different semiconductors. This research is organized in close collaboration with imec’s integration departments to develop advanced device concepts for the future; but
Vacatures

Verzend deze job naar jouw e-mailadres