

A Low Noise Folded Bit-line Sensing Architecture for Multi-Gb DRAM with Ultra High Density $6F^2$ Cell

Jong-Shik Kim, Yu-Soo Choi*, Hoi-Jun Yoo* and Kwang-Seok Seo

School of Electric Engineering, Seoul National University,
San 56-1 Shilim-Dong, Kwanak-Ku, Seoul 151-742, Korea,

* Department of Electronic Engineering, Kangwon National University,
192-1 Hyoja, Chuncheon, Kangwon Do 200-701, Korea

Abstract

A new low noise sensing architecture for $6F^2$ DRAM cell is presented, employing two noise reduction methods; Divided Sense and Combined Restore Scheme and Noise Absorbing Scheme which eliminate word line to bit line coupling noise and bit line to bit line coupling noise, respectively. The new sensing architecture reduces bit line noise to less than 15% of a conventional scheme with only 0.2% area overhead. The $6F^2$ cell enables the giga bit DRAM to have about 85% chip area of conventional DRAM. The measurement results of the fabricated test chip show stable DRAM operations and the proposed sensing scheme is useful in multi-giga bit DRAM.

1. Introduction

As the advent of giga-bit DRAM, the demand for small cell area ever increases. $6F^2$ cell shown in figure 2 has been reported to be the smallest cell in COB(capacitor over Bit-line) or shielded bit line(BL) architecture[1]. COB structure is widely known to have small *BL* noise. However, the incorporation of $6F^2$ cell into COB was possible only through open *BL* sensing architecture of which low sensing margin limits its application to the practical DRAM. Several *BL* sensing schemes have been proposed for high noise immunity in $6F^2$ DRAM cell only to achieve partially folded bit line sensings[2, 3].

There are two different cell array noises; *Word-line(WL) to Bit line(BL) coupling noise*, δ_c and *BL to BL coupling noise*, δ_b [4]. The former is known to be canceled by using folded *BL* sensing architecture. But the *BL to BL* coupling noise becomes more dominant as the critical dimension decreases with the integration scale of DRAM. Different methods have been reported for the *BL-BL* coupling noise reduction for conventional DRAM, but not for the $6F^2$ cell DRAM[5, 6]. In this paper, a new sensing scheme for $6F^2$ cell arrangement is proposed to reduce not only *WL to BL* coupling noise but also *BL to BL* coupling noise. Its fully folded *BL* sensing operation cancels *WL to BL* coupling noise and its new noise absorbing scheme reduces *BL to BL* coupling noise. Each scheme is described in section 2 and 3, respectively and its application to low noise high density DRAM and the measurement results are discussed in section 4.

2. Divided Sense and Combined Restore Scheme for $6F^2$ cell

Figure 1 shows the diagram of Divided Sense and Combined Restore (DSCR) Scheme which makes the full folded BL sensing possible for $6F^2$ cell. The $6F^2$ cell array is composed of two cells and one isolation as shown in figure 2. Three BL 's are connected to two sense amplifiers which are located at both side of cell array through the bit line selection switches (BS_i). Each long BL is divided into two short sections by bit line sharing switches (SS_i).

The data read operation is shown in figure 3. With all SS_i turning on, BL_0 , BL_1 , BL_2 are connected to BL_4, BL_5, BL_3 to form long BL 's, BL_0-BL_4 , BL_1-BL_5 , BL_2-BL_3 , respectively. If WL_0 goes high to access cell A and B , their charge is shared with BL_0-BL_4 and BL_1-BL_5 , respectively. After the charge sharing, all SS_i turn off to divide long BL into short BL 's. The folded BL sensing between BL_1 and BL_2 pair and between BL_3 and BL_4 pair are possible because the BL_2 and BL_3 have half V_{cc} reference voltage. Once the BL sensing is completed, SS_1 and SS_2 connects BL_4 to BL_0 and BL_1 to BL_5 to make long BL 's. The restoring operation for cell A and B can be performed by amplifying the voltage differences between Long BL_0-BL_4 and short BL_2 pair and between BL_1-BL_5 and BL_3 pair, respectively, without performance degradation because the critical sensing operation is already completed. Its timing diagram is shown in figure 3(b). The voltage bouncing on BL_1 and BL_4 comes from the charge sharing between full rail-to-rail amplified BL_1 , BL_4 and half V_{cc} charged BL_0 , BL_5 . Since the sense amplifier are in its fully activated state, the voltage bouncing is rapidly removed. Figure 4 shows the simulated waveforms for read and restore operation. Cell B or 'H' is concurrently sensed and restored while Cell A or 'L' is restored after the sensing. The fully folded BL sensing of DSCR scheme can enhance the sensing margin compared with previous partially folded BL sensing schemes[2, 3]. In addition, a fast sensing can be obtained because only half bit line capacitance is attached to sense amplifier during sensing operation.

3. $/BL$ Noise Absorbing Scheme for coupling noise reduction

Noises δ_c and δ_b are induced on $/BL$ during WL activation and charge sharing between BL and cell, respectively, as shown in figure 5. The effect of δ_c can be removed by folded BL sensing because it is equally induced on both BL and $/BL$. But δ_b of $/BL$ makes sensing signal worse from V_s to $V_s - \delta_b$. In giga scale DRAM, BL to BL coupling capacitance has comparable value to BL capacitance itself, much larger than WL to BL coupling capacitance[7]. The difficulty in achieving the high noise margin in sense amplifier comes from the fact that only δ_b has to be suppressed while δ_c remains intact. This is because sensing signal ΔV for data 'L' is degraded to be $V_s - \delta_c$ although for data 'H' it is improved to be $V_s + \delta_c$ if both the δ_b and δ_c are removed from $/BL$.

Figure 6 is the schematic diagram of the proposed $/BL$ Noise Absorbing Scheme. It ties several $/BL$'s together for short time to cancel δ_b out after WL activation. Although all $/BL$'s induce the same δ_c caused by the WL activation, they have random noises of $+\delta_b$ or $-\delta_b$ because the stored data of each cell has random distribution of '0' and '1'. When many $/BL$'s are connected together right after WL activation, δ_b on $/BL$ is canceled out each other or decreases while the δ_c of each $/BL$ does not change. Average δ_b on $/BL$ after noise absorbing operation can be calculated as shown in figure 7 if assumptions are made that $+\delta_b$ or $-\delta_b$ has the same probability, $1/2$, and enough $/BL$'s are connected. When 400 of $/BL$'s are shorted together, the noise decreases to less than 15% of conventional folded BL sensing

architecture. This gives lower noise than double TBL scheme that was reported to have 16.7% noise of conventional scheme with the area overhead of around 7% [5]. The area overhead of the new scheme is negligible because only two transistors are added as switches for $/BL$ connection. Its speed penalty can be compensated by the fast sensing operation of the DSCR scheme.

4. Test chip fabrication and measurement

Test Chip is fabricated using 0.3 μm , 5 polysilicon 2 metal triple well CMOS process technology of 256M DRAM. 2Kb-cell area of test chip is 1,600 μm^2 which is only 76.2% of that in [8]. The proposed architecture enables giga scale DRAM to have 25% smaller cell array area, 0.1% area overhead for sharing/control switches and 0.05% area overhead for noise absorbing. Total area reduction amounts to around 14.8% of conventional DRAM.

Figure 8 shows a photomicrograph of test chip and its measurement result. The falling edge of WL control signal enables a WL and the falling edge of BL control signal selects one sense amplifier to connect the sensed data to output DQ. Data read from and write to the $6F^2$ cell are observed to be stable with DSCR and noise absorbing schemes.

5. Conclusion

A new low noise sensing scheme for $6F^2$ cell arrangement is developed for high cell density in giga-scale DRAM. The proposed architecture has two noise reduction methods; Divided Sense and Combined Restore scheme for the WL to BL coupling noise reduction and $/BL$ Noise Absorbing scheme for the BL to BL coupling noise reduction. The noise can be reduced to less than 15% of conventional folded BL sensing with only 0.2% area overhead. The $6F^2$ cell reduces the DRAM chip area to 85.2% of conventional DRAM's. A test chip is fabricated and measured to demonstrate that the proposed architecture is applicable to the low noise multi-giga bit DRAM.

References

- [1] M.Sakao et al, "A Capacitor-Over-Bit-Line(COB) Cell with a hemispherical-Grain Storage Node for 64Mb DRAM", IEDM Tech. Dig., pp654-655, 1990.
- [2] D.Takashima et al, "Open/Folded Bit-Line Arrangement for Ultra High-Density DRAMs", Symp. on VLSI Circuits Dig. Tech. Pap. pp.89-90, 1993.
- [3] D.Takashima et al, "Folded-Read and Open/Folded-Restore Bit-Line Scheme for Giga Scale $6F^2$ DRAM Cell", Symp. on VLSI Circuits Dig. Tech. Pap. pp.12-122, 1994.
- [4] Y.Konishi et al, "Analysis of Coupling Noise between Adjacent Bit Lines in Megabit DRAMs", IEEE J. of Solid-State Circ., Vol 24, No. 1, pp35-42, 1989.
- [5] K.Tsuchida et al, "The Stabilized Reference-Line(SRL) Technique for Scaled DRAM", IEEE J. of Solid-State Circ., Vol 25, No. 1, pp24-28, 1990.
- [6] M. Aoki et al, "A 60-ns 16-Mbit CMOS DRAM with a Transposed Data-Line structure", IEEE J. of Solid-State Circ., Vol 23, No. 5, pp1113-1117, 1988.
- [7] H.Hidaka et al, "Twisted Bit-Line Architectures for Multi-Megabit DRAM's", IEEE J. of Solid-State Circ., Vol 24, No. 1, pp21-34, 1989.
- [8] Hoi-Jun Yoo et al., "A 150MHz 8-banks 256M Synchronous DRAM with the Wave Pipelining Method", ISSCC, Digest of Tech. Papers, pp.250-251, Feb. 1995.





Fig. 2. Cell Layout of 6F² cell



(a) Read Operation

Fig. 5. Voltage Waveforms of Bit Lines


Fig. 6. /BL Noise Absorbing Scheme

(b) Timing Diagram


Fig. 3. Schematic View of Read Operation

Fig.7. Calculation of δb in /BL Noise Absorbing Scheme

Fig. 4. Simulated Waveforms



(a)



(b)

Fig. 8. Fabrication of T/C. (a) microscope of T/C and (b) measurement

